IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

1.0V 1 0 19941

In re application of:

Kalnitsky et al.

Serial No. 08/163,043

Filed: 12/06/93

: Art Unit:

: Examiner: Thi Dor

: Atty's Docket: SGS-011/93-C-32

Enhanced Planarization Technique for an Integrated Circuit

INFORMATION DISCLOSURE STATEMENT

Ionorable Commissioner of Patents and Trademarks

Washington, DC 20231

Sir:

For:

The accompanying form PTO-1449 lists one or more documents which may be considered material to the examination of this application. A copy of each document is provided, if available.

Applicant reserves the right to establish the patentability of the claimed invention over any of the listed documents should they be applied thereagainst as references, and/or to prove that some of these documents may not be prior art, may not be within an analogous field of art, and/or may not be enabling for the teachings they purport to offer.

This statement should not be construed as a representation that an exhaustive search has been made, nor that more material information does not exist.

The Examiner is specifically requested to conduct an independent and thorough review of the documents, and to form his own opinions as to the significance of those documents to patentability of the claimed inventions, regardless of any of the foregoing statements concerning the significance of the references. The foregoing statements are made in good faith, and in compliance with the duty of disclosure; but they cannot substitute for the Examiner's specialized expertise, nor are they intended to derogate from the Examiner's official duty to assess patentability.

It is also respectfully noted that the submission of this material is **not** intended to displace the Examiner's professional ability and duty to search. Indeed, the Examiner is specifically requested <u>not</u> to rely on the materials submitted herewith, but to conduct a full independent search.

040 AH 09/06/94 08163043

200.00 CK 1 126

Date: August 24, 1994

It is respectfully requested that the Examiner initial and return a copy of the enclosed PTO-1449, to indicate in the file of this patent application that the documents have been considered.

Respectfully submitted,

Robert Grover, Reg.No. 30,059

Attorney for Applicant

Box 516349, Dallas TX 75251 214-490-5335



ROBERT GROOVER, ATTORNEY Phone 214-490-5335; Fax 214-490-5356 Box 516349, Dallas TX 75251

August 24, 1994

Commissioner of Patents

Box Non Fee Washington DC 20231

Re: Patent App'n SN

08/163,043 filed 12/06/93, of

Kalnitsky et al., entitled

I certify that this correspondence, including the attachments listed, is being deposited with the United States Postal Service as High Class Mail in an envelope addressed to Commissioner of Patents and Trademarks, Washington DC 20231, on the date shown below.

8-24-94 Date of Mailing

Signature of Person Malling

"Enhanced Planarization Technique for an Integrated Circuit" (Atty Docket No. SGS-011/93-C-32)

Honorable Commissioner:

Enclosed is an Information Disclosure Statement (together with Form PTO-1449 and copies of cited references) in connection with the U.S. Patent Application referenced above. The correct amount of fee is believed to be as follows. A check for this amount is enclosed. Please charge any deficit or nonpayment, or credit any overpayment, to Deposit Account 07-2320. A duplicate copy of this sheet is enclosed.

	FEE CALCULATION	
3	Submission of IDS:	\$200
Total Fee:		\$200

Respectfully submitted,

Robert Groover, Reg. No. 30,059

ni & Trademark Office

Form PT0-1449

Atty. Docket SGS-011/93-C-32

RECEIVED 8N 08/163,043

List of Documents Cited by Applicant Applicant: Kalnitsky et al.

<u> </u>	(Use sev	eral sheets if necessa	шту) 	Filing Date: 12/06/93	CERMIN	7 110	Si Group.	
U.S. PATENT DOCUMENTS								
Ex'rs In'l		Document Number	Date	Name	Class	Sub- class	Filing Date, if applicable	
	AA1	5,166,088		Ueda et al.				
	AB1	5,063,176		Lee et al.				
	AC1	4,824,767		Chambers et al.				
	AD1							
	AE1							
	AF1							
	AG1							
	FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Sub- class	Transl'n Yes/No	
-	AL1	327 412		EP				
	AM1							
	AN1							
	AO1							
	AP1							
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)								
	AR1	J. Electrochem. Soc., Vol. 139, No. 2, 2/92, "Polysilicon Planarization Using Spin-On Glass", S. Ramaswami & A. Nagy, pgs 591-599.						
	AS1	J. Electrochem. Soc., Vol. 139, No. 2, 2/92, "Thrree 'Low Dt' Options for Planarizing the Premetal Dielectric on an Advanced Double Poly BiCMOS Process", by W. Dauksher, M. Miller, and C. Tracy, pgs. 532-536.						
	AT1	J. Electrochem. Soc., Vol. 140, No. 4, 2/93, "The Effect of Plasma Cure Temperature on Spin-On Glass", by H. Namatsu and K. Minegishi, pgs. 1121-1125.						
	AU1	IEEE Electron Device Letters, Vol. 12, No. 3, 3/91, "Hot-Carrier Aging of the MOS Transistor in the Presence of Spin-on Glass as the Interlevel Dielectric", N. Lifshitz and G. Smolinsky,						

Examiner:

Date Considered:

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PT0-1449 U.S. Don. of Commercial		U.S. Dept. of Compressee	Atty. Docket SGS-011/93-C-32		
Cited by Applicant Applicant Ramissye at.					
(Use several sheets if necessary) 004 Filling Date: 12/06/93 Group:					
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)					
•	AR1	J. Electrochem. Soc., Vol. 139, No. 2, 2/92, "Polysilicon Planarization Using Spin-On Glass", S. Ramaswami & A. Nagy, pgs 591-599.			
	AS1	J. Electrochem. Soc., Vol. 139, No. 2, 2/92, "Thrree 'Low Dt' Options for Planarizing the Premetal Dielectric on an Advanced Double Poly BiCMOS Process", by W. Dauksher, M. Miller, and C. Tracy, pgs. 532-536.			
	AT1	J. Electrochem. Soc., Vol. 140, No. 4, 2/93, "The Effect of Plasma Cure Temperature on Spin-On Glass", by H. Namatsu and K. Minegishi, pgs. 1121-1125.			
	AU1	IEEE Electron Device Letters, Vol. 12, No. 3, 3/91, "Hot-Carrier Aging of the MOS Transistor in the Presence of Spin-on Glass as the Interlevel Dielectric", N. Lifshitz and G. Smolinsky, pgs. 140-142.			
Examiner:			Date Considered:		
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.					

٠,